




Fig. 1




 $\mathrm{Fig.}\,2$ 

0249741 SHI, et al. METHOD AND SYSTEM FOR FAST SERIAL TRANSMIT... Sheet 3 of 9












Fig. 6 A block diagram for the equalization logic that generates the three signals levels

Sample Input Stream = 01000111100 (a = MSB; b = first to right of MSB; k = LSB) a = 0; b = 1; c = 0; d = 0; e = 0; f = 1; g = 1; h = 1; l = 1; j = 0; k = 0

Bit Identity	Dout	L1out	L2out	L3out
а	0			
b	1	1	1	1
	0	0	0	0
С .	,			·
d	0	1	0	0
e	0	1	1	0
f	1	1	1	1
g	1	0	1	1
h	1	0	0	1
	1	0	0	0
		0	0	0
J	0	J 0	U	<u>_</u>
k	0	1	0	0








Fig. 10

0249741 SHI, et al. METHOD AND SYSTEM FOR FAST SERIAL TRANSMIT... Sheet 9 of 9

7